View HCCHCF4047B_198456.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HCC/HCF4047B
LOW-POWER MONOSTABLE/ASTABLE MULTIVIBRATOR
.LOW .MONOSTABLE( .TRUE .ONLYONEEXTERNALRANDCREQUI .BUFFEREDI .QUI .STANDARDI .5V,10V,AND15VPARAMETRI .I .100%TESTEDFORQUI .MEETSALLREQUI
POWER CONSUMPTION : SPECIAL COS/MOS OSCILLATOR CONFIGURATION one-shot) OR ASTABLE (freerunning) OPERATION AND COMPLEMENTED BUFFERED OUTPUTS RED NPUTS ESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE ZED, SYMMETRICAL OUTPUT CHARACTERISTICS C RATINGS NPUT CURRENT OF 100nA AT 18V AND 25C FOR HCC DEVICE ESCENT CURRENT REMENTS OF JEDEC TENTATIVE STANDARD N 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"
EY (Plastic Package)
F (Ceramic Frit Seal Package)
M1 (Micro Package)
C1 (Plastic Chip Carrier)
ORDER CODES : HCC4047BF HCF4047BM1 HCF4047BEY HCF4047BC1
PIN CONNECTIONS
DESCRIPTION The HCC4047B (extended temperature range) and HCF4047B (intermediate temperature range) are monolithic integrated circuits, available in 14-lead dual in-line plastic or ceramic package and plastic micropackage. The HCC/HCF4047B consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edgetriggered monostable multivibrator action with retriggering and external counting options. Inputs include +TRIGGER -TRIGGER, ASTABLE, ASTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and OSCILLATOR. In all modes of operation, an external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals. For operating modes see functional terminal connections and application notes.
June 1989 1/15
HCC/HCF4047B
BLOCK DIAGRAM
FUNCTIONAL TERMINAL CONNECTIONS
Terminal Connections Function* to V DD Astable Multivibrator : Free Running True Gating Complement Gating Monostable Multivibrator : Positive-Edge Trigger Negative-Edge Trigger Retriggerable External Countdown** 4, 5, 6, 14 4, 6, 14 6, 14 4, 14 4, 8, 14 4, 14 14 to V SS 7, 8, 9, 12 7, 8, 9, 12 5, 7, 8, 9 ,12 5, 6, 7, 9, 12 5, 7, 9, 12 5, 6, 7, 9 5, 6, 7, 8, 9, 12 Input Pulse to - 5 4 8 6 8, 12 - Output Pulse From 10, 11, 13 10, 11, 13 10, 11, 13 10, 10, 10, 10, 11 11 11 11 Output Period or Pulse Width t A (10, 11) = 4.40RC t A (13) = 2.20RC
tM (10, 11) = 2.48RC
* In all cases external capacitor and resistor between pins, 1, 2 and 3 (see logic diagrams). ** Input pulse to Reset of External Counting Chip. External Counting Chip Output to pin 4.
2/15
HCC/HCF4047B
ABSOLUTE MAXIMUM RATINGS
Symbol V DD * Vi II P tot Parameter Supply Voltage : HCC Types HCF Types Input Voltage DC Input Current (any one input) Total Power Dissipation (per package) Dissipation per Output Transistor for Top = Full Package-temperature Range Operating Temperature : HCC Types HCF Types Storage Temperature Value - 0.5 to + 20 - 0.5 to + 18 - 0.5 to V DD + 0.5 10 200 100 - 55 to + 125 - 40 to + 85 - 65 to + 150 Unit V V V mA mW mW C C C
T op T s tg
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol V DD VI Top Parameter Supply Voltage : HC C Types H C F Types Input Voltage Operating Temperature : H CC Types H C F Types Value 3 to 18 3 to 15 0 to V DD - 55 to + 125 - 40 to + 85 Unit V V V C C
LOGIC DIAGRAM
3/15
HCC/HCF4047B
Detail for Flip-flops FF1 and FF3 (a) and for Flip-flops FF2 and FF4 (b).
STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
Test Conditions Symbol Parameter VI (V) 0/ 5 HCC 0/10 Types 0/15 0/20 0/ 5 HCF 0/10 Types 0/15 V OH Output High Voltage 0/ 5 0/10 0/15 V OL Output Low Voltage 5/0 10/0 15/0 V IH Input High Voltage 0.5/4.5 1/9 1.5/13.5 <1 <1 <1 <1 <1 <1 <1 <1 <1 VO (V) |IO| V DD (A) (V) 5 10 15 20 5 10 15 5 10 15 5 10 15 5 10 15 3.5 7 11 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 T Low * Min. Max. 1 2 4 20 4 8 16 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 V Min. Value 25C Typ. Max. 0.02 0.02 0.02 0.04 0.02 0.02 0.02 1 2 4 20 4 8 16 4.95 9.95 14.95 0.05 0.05 0.05 V V T Hi gh * Min. Max. 30 60 120 600 30 60 120 A Unit
IL
Quiescent Current
* TLo w = - 55C for HCC device : - 40C for HCF device. * THigh = + 125C for HCC device : + 85C for HCF device. The Noise Margin for both "1" and "0" level is : 1V min. with VDD = 5V, 2V min. with VDD = 10V, 2.5V min. with VDD = 15V.
4/15
HCC/HCF4047B
STATIC ELECTRICAL CHARACTERISTICS (continued)
Test Conditions Symbol Parameter VI (V) VO (V) 4.5/0.5 9/1 13.5/1.5 I OH Output Drive Current 0/ 5 HCC Types 0/10 0/15 0/ 5 0/ 5 HCF Types 0/10 0/15 I OL Output Sink Current 0/ 5 HCC 0/10 Types 0/15 0/ 5 HCF 0/10 Types 0/15 I IH , IIL Input leakage Curent HCC 0/18 Types HCF 0/15 Types Any Input 0/ 5 2.5 4.6 9.5 13.5 2.5 4.6 9.5 13.5 0.4 0.5 1.5 0.4 0.5 1.5 |IO| V DD (A) (V) <1 <1 <1 5 10 15 5 5 10 15 5 5 10 15 5 10 15 5 10 15 18 Any Input 15 0.3 10-5 0.3 5 7.5 1 pF -2 - 0.64 - 1.6 - 4.2 - 1.53 - 0.52 - 1.3 - 3.6 0.64 1.6 4.2 0.52 1.3 3.6 0.1 T Low * Min. Max. 1.5 3 4 - 1.6 - 3.2 - 0.51 -1 - 1.3 - 2.6 - 3.4 - 6.8 - 1.36 - 3.2 - 0.44 -1 - 1.1 - 2.6 - 3.0 - 6.8 0.51 1.3 3.4 0.44 1.1 3.0 1 2.6 6.8 1 2.6 6.8 10-5 0.1 Min. Value 25C Typ. Max. 1.5 3 4 - 1.15 - 0.36 - 0.9 - 2.4 - 1.1 - 0.36 - 0.9 - 2.4 0.36 0.9 2.4 0.36 0.9 2.4 1 A mA mA T Hi gh * Min. Max. 1.5 3 4 V Unit
V IL
Input Low Voltage
CI
Input Capacitance
* TLow = - 55C for HCC device : - 40C for HCF device. * THigh = + 125C for HCC device : + 85C for HCF device. The Noise Margin for both "1" and "0" level is : 1V min. with VDD = 5V, 2V min. with VDD = 10V, 2.5V min. with VDD = 15V.
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25C, CL = 50pF, RL = 200k, typical temperature coefficient for all VDD values is 0.3%/C, all input rise and fall times = 20ns)
Test Conditions Symbol tPLH, tPHL Parameter Propagation Delay Time Astable, Astable to osc. out V DD (V) 5 10 15 Astable, Astable to Q, Q 5 10 15 + or - Trigger to Q, Q 5 10 15 Min. Value Typ. 200 100 80 350 175 125 500 225 150 Max. 400 200 160 700 350 250 1000 450 300 ns Unit
5/15
HCC/HCF4047B
DYNAMIC ELECTRICAL CHARACTERISTICS (continued)
Test Conditions Symbol tPLH, tPHL Parameter Propagation Delay Time Retrigger to Q, Q V DD (V) 5 10 15 External Reset to Q, Q 5 10 15 tTHL, tT LH Transition Time Osc. Out Q, Q 5 10 15 tw Input Pulse Width : + Trigger, - Trigger 5 10 15 Reset 5 10 15 Retrigger 5 10 15 t r, tf Input Rise and Fall Time All Inputs 5 10 15 Q or Q Deviation from 50% Duty Factor 5 10 15 0.5 0.5 0.1 1 1 0.5 % Unlimited s Min. Value Typ. 300 150 100 250 100 70 100 50 40 200 80 50 100 50 30 300 115 75 Max. 600 300 200 500 200 140 200 100 80 400 160 100 200 100 60 600 230 150 ns Unit
Typical Output Low (sink) Current Characteristics.
Minimum Output Low (sink) Current Characteristics.
6/15
HCC/HCF4047B
Typical Output High (source) Current Characteristics. Minimum Output High (source) Current Characteristics.
APPLICATION INFORMATION 1 - CIRCUIT DESCRIPTION Astable operation is enabled by a high level on the ASTABLE input. The period of the square wave at the Q and Q Outputs in this mode of operation is a function of the external components employed. "True" input pulses on the ASTABLE input or "Complement" pulses on the ASTABLE input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q terminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output. In the monostable mode, positive-edge triggering is accomplished by application of a leading-edge pulse to the +TRIGGER input and a low level to the -TRIGGER input. For negative-edge triggering, a trailing-edge pulse is applied to the -TRIGGER and a high level is applied to the +TRIGGER. Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading edge only) by applying a common pulse to both the RETRIGGER and +TRIGGER inputs. In this mode the output pulse remains high as long as the input pulse period is shorter than the period determined by the RC components. An external countdown option can be implemented by coupling "Q" to an external "N" counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator. A high level on the EXTERNAL RESET input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time. In the monostable mode, a high-level or power-on reset pulse, must be applied to the EXTERNAL RESET whenever VDD is applied. 2 - ASTABLE MODE The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33% - 67% VDD) for free-running (astable) operation.
7/15
HCC/HCF4047B
ASTABLE MODE WAVEFORMS. VTR VDD + VTR VDD - VTR 2 VDD - VTR (VTR) (VDD - VTR) (VDD + VTR) (2 VDD - VTR)
t1 = - RC In t2 = - RC In
tA = 2 (t1 + t2) = -2 RC In
Typ : VTR = 0.5 VDD tA = 4.40 RC Min : VTR = 0.33 VDD tA = 4.62 RC Max : VTR = 0.67 VDD tA = 4.62 RC thus if tA = 4.40 RC is used, the maximum variation will be (+ 5.0%, - 0.0%) In addition to variations from unit-to-unit, the astable MONOSTABLE WAVEFORMS.
period may vary as a function of frequency with respect to VDD and temperature. 3 - MONOSTABLE MODE The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33% - 67% VDD) for one-shot (monostable) operation.
t1 = - RC In t2 = - RC In
VTR 2 VDD VDD - VTR 2 VDD - VTR (VTR) (VDD - VTR) (2 VDD - VTR) (2 VDD)
tM = (t1 + t2) = - RC In
Where tM = monostable mode pulse width. Values for tM are as follows : Typ : VTR = 0.5 VDD tM = 2.48 RC Min : VTR = 0.33 VDD tM = 2.71 RC Max : VTR = 0.67 VDD tM = 2.48 RC Thus if tM = 2.48 RC is used, the maximum variation will be (+ 9.3%, - 0.0%). Note : In the astable mode, the first positive half cycle has a duration of TM ; succeeding durations are tA/2. In addition to variations from unit to unit, the monostable pulse width may vary as a function of frequency with respect to VDD and temperature. 4 - RETRIGGER MODE The HCC/HCF4047B can be used in the retrigger
mode to extend the output-pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminals 8 and 12, and the output is taken from terminal 10 or 11. As shown in fig. A normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is applied. For two input pulses, tRE = t1' + t1 + 2t2. For more than two pulses, tRE (Q OUTPUT) terminates at some variable time tD after the termination of the last retrigger pulse. tD is variable because t RE (Q OUTPUT) terminates after the second positive edge of the oscillator output appears at flip-flop 4 (see logic diagram).
8/15
HCC/HCF4047B
Figure A : Retrigger-mode Waveforms.
5 - EXTERNAL COUNTER OPTION Time tM can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. Figure B : Implementation of External Counter Option.
A typical implementation is shown in fig. B. The pulse duration at the output is t ext = (N - 1) (t A ) + (t M + t A /2) Where text = pulse duration of the circuitry, and N is the number of counts used.
6 - POWER CONSUMPTION In the standby mode (Monostable or Astable), power dissipation will be a function of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formula : Astable Mode : P = 2CV2f. (Output at Pin 13) P = 4CV2f. (Output at Pin 10 and 11) Monostable Mode : P = (2.9CV2) (Duty Cycle) T
age used, the closer the actual power dissipation will be to the calculated value. Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). 7 - TIMING-COMPONENT LIMITATIONS The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used). Three is no upper or lower limit for either R or C value to maintain oscillation. However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in
(Output at Pin 10 and 11) The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and volt-
9/15
HCC/HCF4047B
the system (unless this capacitance can be measured and taken into account). R must be much larger than the COS/MOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted. The recommended values for these components to maintain agreement with previously calculated formulas without trimming should be : TEST CIRCUITS Quiescent Device Current. Input Voltage. C 100pF, up to any practical value, for astable modes ; C 1000pF, up to any practical value, for monostable modes. 10K R 1M.
Input Current.
10/15
HCC/HCF4047B
Plastic DIP14 MECHANICAL DATA
mm MIN. a1 B b b1 D E e e3 F I L Z 1.27 3.3 2.54 0.050 8.5 2.54 15.24 7.1 5.1 0.130 0.100 0.51 1.39 0.5 0.25 20 0.335 0.100 0.600 0.280 0.201 1.65 TYP. MAX. MIN. 0.020 0.055 0.020 0.010 0.787 0.065 inch TYP. MAX.
DIM.
P001A
11/15
HCC/HCF4047B
Ceramic DIP14/1 MECHANICAL DATA
mm MIN. A B D E e3 F G H L M N P Q 7.8 2.29 0.4 1.17 0.22 1.52 0.38 15.24 2.79 0.55 1.52 0.31 2.54 10.3 8.05 5.08 0.307 0.090 0.016 0.046 0.009 0.060 3.3 0.015 0.600 0.110 0.022 0.060 0.012 0.100 0.406 0.317 0.200 TYP. MAX. 20 7.0 0.130 MIN. inch TYP. MAX. 0.787 0.276
DIM.
P053C
12/15
HCC/HCF4047B
SO14 MECHANICAL DATA
DIM. MIN. A a1 a2 b b1 C c1 D E e e3 F G L M S 3.8 4.6 0.5 8.55 5.8 1.27 7.62 4.0 5.3 1.27 0.68 8 (max.) 0.149 0.181 0.019 8.75 6.2 0.35 0.19 0.5 45 (typ.) 0.336 0.228 0.050 0.300 0.157 0.208 0.050 0.026 0.344 0.244 0.1 mm TYP. MAX. 1.75 0.2 1.65 0.46 0.25 0.013 0.007 0.019 0.003 MIN. inch TYP. MAX. 0.068 0.007 0.064 0.018 0.010
P013G
13/15
HCC/HCF4047B
PLCC20 MECHANICAL DATA
mm MIN. A B D d1 d2 E e e3 F G M M1 1.27 1.14 7.37 1.27 5.08 0.38 0.101 0.050 0.045 9.78 8.89 4.2 2.54 0.56 8.38 0.290 0.050 0.200 0.015 0.004 TYP. MAX. 10.03 9.04 4.57 MIN. 0.385 0.350 0.165 0.100 0.022 0.330 inch TYP. MAX. 0.395 0.356 0.180
DIM.
P027A
14/15
HCC/HCF4047B
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics. (c) 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A
15/15

▲Up To Search▲

Price & Availability of HCCHCF4047B

	To Download HCCHCF4047B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .